ArXivCSExplorer
☆☆Bookmarks🏆RSSHow to UseFAQ
Built with and by Teycir Ben Soltane•
How to Use•FAQ•GitHub•arXiv.org•
Share:

20 results for “Understanding of distributed machine learning, GPU kernels, and pipeline stages”

CS papers only

Hybrid search: Keyword + semantic, ranked by combined score.ⓘ

Want pure semantic search? Try claim verification →

cs.CRcs.ARcs.LGRecentMar 20, 2026

Hawkeye: Reproducing GPU-Level Non-Determinism

Erez Badash, Dan Boneh, Ilan Komargodski, Megha Srivastava

Hawkeye is a system that allows perfect, precision-preserving reproduction of GPU-level matrix multiplication operations on a CPU, enabling efficient and trustworthy third-party auditing of machine le…

View →
cs.DCcs.AIEmpiricalRecentJul 25, 2026

X-Stage: An Overlooked Pipeline Stage for Communication-Computation Overlap in DiT Inference

Jianwen Xian, Zhiyuan Xu, Yuchen Li, Ziliang Lai +7 more

This paper introduces X-Stage, a software-visible post-issue pipeline stage to improve communication efficiency in distributed diffusion transformer (DiT) inference, leading to significant speedups fo…

View →
cs.DCcs.LGEmpiricalRecentJun 29, 2026

GPU Parallelization Strategies for Forward and Backward Propagation in Shallow Neural Networks: A CUDA-Based Comparative Study

Rania Zitouni, Nadine Bousdjira, Sarah Hasnaoui, Amel Sadoun +1 more

This paper compares and optimizes CUDA strategies for a shallow neural network, achieving a 1.41x speedup on a large dataset.

View →
cs.PFcs.ARcs.DCRecentMay 27, 2026

Rotary GPU: Exploring Local Execution Paths for Large Mixture-of-Experts Models Under Limited GPU Memory

Myeong Jun Jo

The paper introduces Rotary GPU, an exploratory execution approach demonstrating that large Mixture-of-Experts models can be run locally on consumer GPUs with limited VRAM, achieving usable decode thr…

View →
cs.AREmpiricalRecentJul 25, 2026

Decoding the Skew: Distribution-Aware MoE Inference with Adaptive Kernel Dispatch

En-Ming Huang, An-Cheng Chang, Bai-Cheng Jeng, Shih-Hao Hung +1 more

This paper introduces a distribution-aware framework for modeling and benchmarking Mixture-of-Experts (MoE) inference, showing that the best fused-MoE kernel changes with routing skew and token count,…

View →
cs.DCcs.AIEmpiricalRecentJul 21, 2026

Fine-grained Computation-Communication Overlap via Tile-level Signaling and Scheduling for Mixture-of-Experts

Minyu Cui, Anna Wingkvist, Morgan Ericsson

The paper proposes a fine-grained approach to overlap expert compute with the second all-to-all communication in Mixture-of-Experts (MoE) models, improving distributed MoE execution efficiency on mult…

View →
cs.DCEmpiricalRecentJul 9, 2026

On the Limitations of Non-GPU AI Accelerators for Large-Model Inference: A Field Study of MoE and Multimodal Serving on Huawei Ascend

Zheng Yu

The paper presents a field study on deploying large inference workloads on a non-GPU AI accelerator and identifies eight categories of limitations.

View →
cs.DCcs.AIEmpiricalRecentJun 19, 2026

SwarmX: Agentic Scheduling for Low-Latency Agentic Systems

Yeqi Huang, Yanwei Ye, Guomin Chen, Wenhao Su +7 more

This paper introduces SwarmX, a system for scheduling agentic AI applications in GPU-CPU clusters using neural predictors, reducing tail latency by up to 61.5% and sustaining up to 2x the throughput o…

View →
cs.DCcs.PFEmpiricalRecentJul 24, 2026

TileSight: A First-Principles Tile-Centric Analytical GPU Performance Model from Cores to Clusters

Zhiwen Mo, Yu Cheng, Lei Wang, Zhengju Tang +11 more

TileSight is a tile-centric performance-modeling tool that predicts single-GPU kernel latency and cache hit rates with low error, outperforming state-of-the-art baselines and transferring well across…

View →
cs.DCcs.AIEmpiricalRecentJul 2, 2026

Mixture-of-Parallelisms: Towards Memory-Efficient Training Stack for Mixture-of-Experts Models

Xuan-Phi Nguyen, Shrey Pandit, Yiran Zhao, Semih Yavuz +2 more

This paper presents a memory-efficient training stack for Mixture-of-Experts (MoE) models, combining and specializing parallelism techniques for maximal efficiency.

View →
cs.DCEmpiricalRecentJul 24, 2026

Agentic CPU-GPU Scheduling for Heterogeneous AI Workloads

Tianxi Lu, Sherief Reda

This paper identifies suboptimalities in default GPU-first scheduling for AI tool workloads and proposes an agentic scheduler that adaptively assigns tools to GPU or CPU based on runtime factors.

View →
cs.DCEmpiricalRecentJul 15, 2026

DRIFT: Direct Reduced Fourier Transforms for Distributed Spectral Neural Operators

Sana Taghipour Anvari, David Kaeli

This paper introduces the Distributed Truncated Spectral Transform (DTST) for Fourier Neural Operators (FNOs), achieving significant speedups in distributed computing.

View →
cs.DCcs.LGEmpiricalRecentJul 19, 2026

Taurus: Accelerating Out-of-Core Graph Neural Network Inference on Billion-Scale Graphs

Pranjal Naman, Yogesh Simmhan

Taurus is a single-machine system for efficient Graph Neural Network (GNN) inference on large-scale graphs that do not fit in RAM, using source-centric broadcasts and a pipelined GPU-CPU-SSD hierarchy…

View →
cs.LGcs.AIRecentMay 29, 2026

GPU Forecasters: Language Models as Selective Surrogates for Kernel Runtime Optimization

Zaid Khan, Justin Chih-Yao Chen, Jaemin Cho, Elias Stengel-Eskin +1 more

This paper demonstrates that Large Language Models (LLMs) can serve as accurate and selective surrogates for costly GPU kernel performance measurements, significantly expanding the search space for op…

View →
cs.DCcs.AIcs.LGRecentMay 31, 2026

Lodestar: An Online-Learning LLM Inference Router

Gangmuk Lim, Wanyu Zhao, Brighten Godfrey, Jiaxin Shan +2 more

Lodestar is a novel online learning-based request routing system that significantly improves LLM inference efficiency by dynamically assigning incoming requests to the optimal GPU instance to minimize…

View →
cs.DCcs.PFEmpiricalRecentJul 16, 2026

FSZ: Breaking the Prediction-Throughput Trade-off in GPU Lossy Compression

Jiajun Huang

This paper proposes FSZ, a GPU error-bounded lossy compressor with three innovations for higher compression ratios and throughput within a single CUDA kernel.

View →