cs.CR
Emulation-based System-on-Chip Security Verification: Challenges and Opportunities
Apr 16, 2026
This paper surveys the use of hardware emulation for security verification in System-on-Chip (SoC) design, positioning emulation as a critical, high-fidelity pre-silicon assurance technology.
Increasing system-on-chip (SoC) heterogeneity, deep hardware/software integration, and the proliferation of third-party intellectual property (IP) have brought security validation to the forefront of semiconductor design. While simulation and formal verification remain indispensable, they often struggle to expose vulnerabilities that emerge only under realistic execution conditions, long software-driven interactions, and adversarial stimuli. In this context, hardware emulation is emerging as an increasingly important pre-silicon verification technology because it enables higher-throughput execution of RTL designs under realistic hardware/software workloads while preserving sufficient fidelity for security-oriented analysis. This paper presents a comprehensive survey and perspective on emulation-based security verification and validation. We organize the landscape of prior work across assertion-based security checking, coverage-driven exploration, adversarial testing, information-flow tracking, fault injection, and side-channel-oriented evaluation. We provide a structured view of emulation-enabled security verification workflows, including instrumentation, stimulus generation, runtime monitoring, and evidence-driven analysis. We also examine practical challenges related to observability, scalability, property specification, and the definition of security-oriented coverage metrics for emulation-based verification. Finally, we discuss emerging directions such as AI-assisted emulation, digital security twins, chiplet-scale security exploration, automated vulnerability assessment, and cloud-scale secure emulation. Overall, this paper positions emulation as a promising foundation for the next generation of pre-silicon hardware security assurance.
AI-Assisted Hardware Security Verification: A Survey and AI Accelerator Case Study
This survey reviews the integration of AI and LLMs into hardware security verifi…
Assertain: Automated Security Assertion Generation Using Large Language Models
Assertain is an automated framework that uses large language models and design a…
Can Agents Secure Hardware? Evaluating Agentic LLM-Driven Obfuscation for IP Protection
This paper introduces an agentic LLM-driven framework that automates the generat…
Hardware-Level Governance of AI Compute: A Feasibility Taxonomy for Regulatory Compliance and Treaty…
The paper proposes a taxonomy of 20 hardware-level governance mechanisms for AI…
A Formal Security Framework for MCP-Based AI Agents: Threat Taxonomy, Verification Models, and Defen…
The paper introduces MCPSHIELD, a comprehensive formal security framework that s…
Controller Datapath Aware Verification of Masked Hardware Generated via High Level Synthesis
The paper proposes MaskedHLSVerif, a novel formal verification toolflow that acc…
A Framework for Formalizing LLM Agent Security
The paper introduces a contextual security framework for LLM agents, defining se…
SoK: From Silicon to Netlist and Beyond $-$ Two Decades of Hardware Reverse Engineering Research
This paper systematizes two decades of hardware reverse engineering research by…